

## EXHIBIT 035

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
<p>4. A method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the plurality of modules being exchanged via a network</p>	<p>Without conceding that the preamble of claim 4 of the '9893 Patent is limiting, the Motorola Edge+ Gen 2 (hereinafter, the “Motorola product”) performs a method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the plurality of modules being exchanged via a network, either literally or under the doctrine of equivalents.</p> <p>The Motorola product includes an integrated circuit. For example, the Motorola product includes the Qualcomm Snapdragon 8 Gen 1 Mobile Platform system on chip (hereinafter, the “Snapdragon SoC”).</p> <div data-bbox="538 660 982 1150"> </div> <div data-bbox="1136 644 1748 709"> <h2>Motorola Edge+ Gen 2</h2> </div> <div data-bbox="1136 726 1714 758"> <p>Featuring a Snapdragon 8 Gen 1 Mobile Platform</p> </div> <div data-bbox="1136 781 1879 1073"> <p>The Motorola edge+ was born for 5G speed. This state-of-the-art smartphone gives you up to 2 full days of power, lightning-fast speed, and pro-quality features for doing more of what you love. Leave lag time behind with a massive 256 GB+ memory and blazing-fast premium Snapdragon mobile platform. Enjoy days of entertainment on a beautiful display that wraps around the edges and has superior stereo-quality sound. Get the best of Android OS without the extra baggage.</p> </div> <div data-bbox="1178 1171 1292 1194"> <a href="#">Learn more</a> </div>

<sup>1</sup> The Motorola product is charted as a representative product made used, sold, offered for sale, and/or imported by Motorola. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>			
	<p><a href="https://www.qualcomm.com/snapdragon/device-finder/motorola-edge--gen-2">https://www.qualcomm.com/snapdragon/device-finder/motorola-edge--gen-2</a></p> <p>The Snapdragon SoC comprises a plurality of modules, for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU):</p> <div style="display: flex; align-items: center;">  <div style="margin-left: 10px;"> <h2 style="color: red;">Snapdragon</h2> <p>8 mobile platform Gen 1</p> </div> <div style="flex-grow: 1; margin-left: 20px;"> <p style="font-size: small; color: #4f81bd;">SPECIFICATIONS &amp; FEATURES</p> <table border="0" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> <p><b>Artificial Intelligence</b></p> <hr/> <p>Qualcomm® Adreno™ GPU</p> <p>Qualcomm® Kryo™ CPU</p> <p>Qualcomm® Hexagon™ Processor</p> <ul style="list-style-type: none"> <li>• Fused AI Accelerator           <ul style="list-style-type: none"> <li>◦ Hexagon Tensor Accelerator</li> <li>◦ Hexagon Vector eXtensions</li> <li>◦ Hexagon Scalar Accelerator</li> </ul> </li> <li>• Support for mix precision( INT8+INT16)</li> <li>• Support for all precisions (INT8, INT16, FP16)</li> </ul> <p>Qualcomm® Sensing Hub</p> <hr/> <p><b>5G Modem-RF System</b></p> <hr/> <p>Snapdragon X65 5G Modem-RF System</p> <ul style="list-style-type: none"> <li>• 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD</li> <li>• Dynamic Spectrum Sharing</li> <li>• mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO</li> <li>• Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO</li> <li>• Qualcomm® 5G PowerSave 2.0</li> <li>• Qualcomm® Smart Transmit™ 2.0 technology</li> <li>• Qualcomm® Wideband Envelope Tracking</li> <li>• Qualcomm® AI-Enhanced Signal Boost</li> <li>• Global 5G multi-SIM</li> </ul> <hr/> <p>Downlink: Up to 10 Gbps</p> <p>Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE</p> </td> <td style="width: 33%; vertical-align: top;"> <p><b>Camera</b></p> <hr/> <p>Qualcomm Spectra™ Image Signal Processor</p> <ul style="list-style-type: none"> <li>• Triple 18-bit ISPs</li> <li>• Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP)</li> <li>• Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 200 Megapixel Photo Capture</li> </ul> <hr/> <p>Rec. 2020 color gamut photo and video capture</p> <p>Up to 10-bit color depth photo and video capture</p> <p>8K HDR Video Capture + 64 MP Photo Capture</p> <p>10-bit HEIF: HEIC photo capture, HEVC video capture</p> <p>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</p> <hr/> <p>8K HDR Video Capture @ 30 FPS</p> <p>4K Video Capture @ 120 FPS</p> <p>Slow-mo video capture at 720p @ 960 FPS</p> <p>Bokeh Engine for Video Capture</p> <p>Video super resolution</p> <p>Multi-frame Noise Reduction (MFNR)</p> <p>Locally Motion Compensated Temporal Filtering</p> <p>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</p> <hr/> <p>AI-based face detection, auto-focus, and auto-exposure</p> </td> <td style="width: 33%; vertical-align: top;"> <p><b>CPU</b></p> <hr/> <p>Kryo CPU</p> <ul style="list-style-type: none"> <li>• Up to 3.0 GHz*, with Arm Cortex-X2 technology</li> <li>• 64-bit Architecture</li> </ul> <hr/> <p><b>Visual Subsystem</b></p> <hr/> <p>Adreno GPU</p> <ul style="list-style-type: none"> <li>• Vulkan® 1.1 API support</li> <li>• HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> <li>• Physically Based Rendering</li> <li>• Volumetric Rendering</li> <li>• Adreno Frame Motion Engine</li> <li>• API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1</li> <li>• Hardware-accelerated H.265 and VP9 decoder</li> <li>• HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision</li> </ul> <hr/> <p><b>Security</b></p> <hr/> <p>Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU)</p> <p>Trust Management Engine</p> <p>Qualcomm® wireless edge services (WES) and premium security features</p> <hr/> <p>Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor)</p> <hr/> <p>Qualcomm® Type-1 Hypervisor</p> </td> </tr> </table> </div> </div>	<p><b>Artificial Intelligence</b></p> <hr/> <p>Qualcomm® Adreno™ GPU</p> <p>Qualcomm® Kryo™ CPU</p> <p>Qualcomm® Hexagon™ Processor</p> <ul style="list-style-type: none"> <li>• Fused AI Accelerator           <ul style="list-style-type: none"> <li>◦ Hexagon Tensor Accelerator</li> <li>◦ Hexagon Vector eXtensions</li> <li>◦ Hexagon Scalar Accelerator</li> </ul> </li> <li>• Support for mix precision( INT8+INT16)</li> <li>• Support for all precisions (INT8, INT16, FP16)</li> </ul> <p>Qualcomm® Sensing Hub</p> <hr/> <p><b>5G Modem-RF System</b></p> <hr/> <p>Snapdragon X65 5G Modem-RF System</p> <ul style="list-style-type: none"> <li>• 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD</li> <li>• Dynamic Spectrum Sharing</li> <li>• mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO</li> <li>• Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO</li> <li>• Qualcomm® 5G PowerSave 2.0</li> <li>• Qualcomm® Smart Transmit™ 2.0 technology</li> <li>• Qualcomm® Wideband Envelope Tracking</li> <li>• Qualcomm® AI-Enhanced Signal Boost</li> <li>• Global 5G multi-SIM</li> </ul> <hr/> <p>Downlink: Up to 10 Gbps</p> <p>Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE</p>	<p><b>Camera</b></p> <hr/> <p>Qualcomm Spectra™ Image Signal Processor</p> <ul style="list-style-type: none"> <li>• Triple 18-bit ISPs</li> <li>• Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP)</li> <li>• Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 200 Megapixel Photo Capture</li> </ul> <hr/> <p>Rec. 2020 color gamut photo and video capture</p> <p>Up to 10-bit color depth photo and video capture</p> <p>8K HDR Video Capture + 64 MP Photo Capture</p> <p>10-bit HEIF: HEIC photo capture, HEVC video capture</p> <p>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</p> <hr/> <p>8K HDR Video Capture @ 30 FPS</p> <p>4K Video Capture @ 120 FPS</p> <p>Slow-mo video capture at 720p @ 960 FPS</p> <p>Bokeh Engine for Video Capture</p> <p>Video super resolution</p> <p>Multi-frame Noise Reduction (MFNR)</p> <p>Locally Motion Compensated Temporal Filtering</p> <p>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</p> <hr/> <p>AI-based face detection, auto-focus, and auto-exposure</p>	<p><b>CPU</b></p> <hr/> <p>Kryo CPU</p> <ul style="list-style-type: none"> <li>• Up to 3.0 GHz*, with Arm Cortex-X2 technology</li> <li>• 64-bit Architecture</li> </ul> <hr/> <p><b>Visual Subsystem</b></p> <hr/> <p>Adreno GPU</p> <ul style="list-style-type: none"> <li>• Vulkan® 1.1 API support</li> <li>• HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> <li>• Physically Based Rendering</li> <li>• Volumetric Rendering</li> <li>• Adreno Frame Motion Engine</li> <li>• API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1</li> <li>• Hardware-accelerated H.265 and VP9 decoder</li> <li>• HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision</li> </ul> <hr/> <p><b>Security</b></p> <hr/> <p>Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU)</p> <p>Trust Management Engine</p> <p>Qualcomm® wireless edge services (WES) and premium security features</p> <hr/> <p>Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor)</p> <hr/> <p>Qualcomm® Type-1 Hypervisor</p>
<p><b>Artificial Intelligence</b></p> <hr/> <p>Qualcomm® Adreno™ GPU</p> <p>Qualcomm® Kryo™ CPU</p> <p>Qualcomm® Hexagon™ Processor</p> <ul style="list-style-type: none"> <li>• Fused AI Accelerator           <ul style="list-style-type: none"> <li>◦ Hexagon Tensor Accelerator</li> <li>◦ Hexagon Vector eXtensions</li> <li>◦ Hexagon Scalar Accelerator</li> </ul> </li> <li>• Support for mix precision( INT8+INT16)</li> <li>• Support for all precisions (INT8, INT16, FP16)</li> </ul> <p>Qualcomm® Sensing Hub</p> <hr/> <p><b>5G Modem-RF System</b></p> <hr/> <p>Snapdragon X65 5G Modem-RF System</p> <ul style="list-style-type: none"> <li>• 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD</li> <li>• Dynamic Spectrum Sharing</li> <li>• mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO</li> <li>• Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO</li> <li>• Qualcomm® 5G PowerSave 2.0</li> <li>• Qualcomm® Smart Transmit™ 2.0 technology</li> <li>• Qualcomm® Wideband Envelope Tracking</li> <li>• Qualcomm® AI-Enhanced Signal Boost</li> <li>• Global 5G multi-SIM</li> </ul> <hr/> <p>Downlink: Up to 10 Gbps</p> <p>Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE</p>	<p><b>Camera</b></p> <hr/> <p>Qualcomm Spectra™ Image Signal Processor</p> <ul style="list-style-type: none"> <li>• Triple 18-bit ISPs</li> <li>• Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP)</li> <li>• Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag</li> <li>• Up to 200 Megapixel Photo Capture</li> </ul> <hr/> <p>Rec. 2020 color gamut photo and video capture</p> <p>Up to 10-bit color depth photo and video capture</p> <p>8K HDR Video Capture + 64 MP Photo Capture</p> <p>10-bit HEIF: HEIC photo capture, HEVC video capture</p> <p>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</p> <hr/> <p>8K HDR Video Capture @ 30 FPS</p> <p>4K Video Capture @ 120 FPS</p> <p>Slow-mo video capture at 720p @ 960 FPS</p> <p>Bokeh Engine for Video Capture</p> <p>Video super resolution</p> <p>Multi-frame Noise Reduction (MFNR)</p> <p>Locally Motion Compensated Temporal Filtering</p> <p>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</p> <hr/> <p>AI-based face detection, auto-focus, and auto-exposure</p>	<p><b>CPU</b></p> <hr/> <p>Kryo CPU</p> <ul style="list-style-type: none"> <li>• Up to 3.0 GHz*, with Arm Cortex-X2 technology</li> <li>• 64-bit Architecture</li> </ul> <hr/> <p><b>Visual Subsystem</b></p> <hr/> <p>Adreno GPU</p> <ul style="list-style-type: none"> <li>• Vulkan® 1.1 API support</li> <li>• HDR gaming (10-bit color depth, Rec. 2020 color gamut)</li> <li>• Physically Based Rendering</li> <li>• Volumetric Rendering</li> <li>• Adreno Frame Motion Engine</li> <li>• API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1</li> <li>• Hardware-accelerated H.265 and VP9 decoder</li> <li>• HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision</li> </ul> <hr/> <p><b>Security</b></p> <hr/> <p>Platform Security Foundations, Trusted Execution Environment &amp; Services, Secure Processing Unit (SPU)</p> <p>Trust Management Engine</p> <p>Qualcomm® wireless edge services (WES) and premium security features</p> <hr/> <p>Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor)</p> <hr/> <p>Qualcomm® Type-1 Hypervisor</p>		

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>Wi-Fi &amp; Bluetooth*</b></p> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> <li>• Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), Wi-Fi 5 (802.11ac), 802.11a/b/g/n</li> <li>• Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz, 6 GHz</li> <li>• Peak speed: 3.6 Gbps</li> <li>• Channel Bandwidth: 20/40/80/160 MHz</li> <li>• 8-stream sounding (for 8x8 MU-MIMO)</li> <li>• MIMO Configuration: 2x2 (2-stream)</li> <li>• MU-MIMO (Uplink &amp; Downlink)</li> <li>• 4K QAM</li> <li>• OFDMA (Uplink &amp; Downlink)</li> <li>• Dual-band simultaneous (2x2 + 2x2)</li> <li>• Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal</li> </ul> <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> <li>• Bluetooth Features: Bluetooth 5.2, LE Audio, Dual Bluetooth antennas</li> <li>• Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio</li> </ul> <p><a href="http://snapdragon.com">snapdragon.com</a></p> <div style="background-color: black; color: white; padding: 10px; font-size: small;"> <small>* Exact speed measured at 2.995 GHz          Certain optional features available subject to Carrier and OEM selection for an additional fee.          Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Kryo, Qualcomm Smart Transmit, Qualcomm Wideband Envelope, Qualcomm AI Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Aqstic, Qualcomm 3D Sonic Sensor, Qualcomm Type-1 Hypervisor, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries.          Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kryo, Smart Transmit, Qualcomm Spectra, Qualcomm Aqstic, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd.          ©2021 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</small> </div> <p><a href="https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/snapdragon-8-gen-1-mobile-platform-product-brief.pdf">https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/snapdragon-8-gen-1-mobile-platform-product-brief.pdf</a></p> <p>The Snapdragon SoC included in the Motorola product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) for exchanging messages:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Qualcomm</p> <p></p> <p>Arteris-developed NoC technology is the backbone of <b>Snapdragon application processors &amp; LTE modems</b>, Atheros wireless connectivity SoCs, and CSR IoT products.</p> <p><a href="#">LEARN MORE »</a></p> <p><a href="https://web.archive.org/web/20210514110614/https://www.arteris.com/customers">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</a></p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Certain Arteris Technology Assets Acquired</p> <p>by <b>Kurt Shuler</b>, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial <b>network-on-chip (NoC) interconnect IP</b> solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p><b>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.”</b></p> <p style="text-align: right;"><b>ARTERIS IP</b></p> <p style="text-align: center;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p><u><a href="https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31">https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31</a></u>;  <u><a href="https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team">https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</a></u></p> <p>The Arteris NoC exchanges messages between the plurality of modules via a network in the Snapdragon SoC included in the Motorola product.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**


"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 “Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>      NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p> <p>As a further illustration, a large SoC, such as the Snapdragon SoC included in the Motorola product may include multiple classes of Arteris NoC network:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 style="color: red; text-align: center;">Logical Interconnect Topology Development</h2> <p style="text-align: center;">FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <p>The diagram illustrates the logical interconnect topology development for the Snapdragon System on Chip. It shows the Main interconnect connecting various components such as CPU big, GPU, DSP, ZRAM, MMU, ACE CAU, DIRU, OBS, ROB, Sched, DRAM, SRAM, BT, WiFi, USB, and various controllers. The Main interconnect is further divided into Cache Coherent Interconnect, Memory NoC, and Video NoC. The Cache Coherent Interconnect connects CPU big, GPU, DSP, ZRAM, MMU, ACE CAU, DIRU, OBS, ROB, Sched, DRAM, SRAM, BT, WiFi, USB, and various controllers. The Memory NoC connects OBS, ROB, Sched, DRAM, SRAM, BT, WiFi, USB, and various controllers. The Video NoC connects OBS, ROB, Sched, DRAM, SRAM, BT, WiFi, USB, and various controllers. A legend defines symbols: V voltage, P power, A async, Q QoS, F firewall.</p> <p>Main Noc</p> <p>Ncore Cache Coherent NoC</p> <p>Service NoC</p> <p>Memory NoC</p> <p>Video NoC</p> <ul style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect             <ul style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> <p>ARTERIS IP ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP   9</p> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p>
wherein a message issued by an addressing module M comprises:	Without conceding that the preamble of claim 4 of the '9893 Patent is limiting, a message issued by an addressing module M in the Snapdragon SoC included in the Motorola product via the Arteris NoC comprises first information indicative of a location of an addressed message receiving module S within the network and is comprised of (1) a connection identifier identifying two or more message receiving modules S and (2) an identifier of a passive network interface means associated with the addressed message receiving module S, and second information

**U.S. Patent No. 7,769,893 (Goossens)****"Integrated circuit and method for establishing transactions"**


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
<p>first information indicative of a location of an addressed message receiving module S within the network and is comprised of (1) a connection identifier identifying two or more message receiving modules S and (2) an identifier of a passive network interface means associated with the addressed message receiving module S, and second information indicative of a particular location within the addressed message receiving module S, such as</p>	<p>indicative of a particular location within the addressed message receiving module S, such as a memory, or a register address, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC used in the Snapdragon SoC included in the Motorola product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

**U.S. Patent No. 7,769,893 (Goossens)**


"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
a memory, or a register address,	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p>The diagram illustrates the mapping of NTTP protocol layers onto Network-on-Chip (NoC) units and the Media Independent NoC Interface—MINI. It shows an Initiator NIU (Tx/Rx) sending Request packets to a Target NIU (Tx/Rx). The Request network consists of two nodes connected by a dashed line. The Response network consists of two nodes connected by a dashed line. A detailed view on the right shows the Tx and Rx components with their respective fields: Data, Frm, Head, TailOfs, Pres., Vid, and RxRdy.</p> <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>As a further illustration, connections between initiator module NIUs (e.g., “CPUBigAIU/1/0”) and two or more target module NIUs (e.g., “ETTarg/T/0,” “EMMC/T/0,” “Flash/T/0,” “NFC/T0,” “PCIeTarg/T/0,” etc.) within the Arteris NoC may be defined by a connectivity table:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>Connectivity Map → Interconnect Connections → Layout</b></p>  <ul style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul> <p style="text-align: right;">DC-Topographical</p> <div style="display: flex; justify-content: space-around; font-size: small;"> <span>ARTERIS IP</span> <span>ISPD 2018, 28 March 2018</span> <span>Copyright © 2018 Arteris IP   12</span> </div> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and footer cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**


“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Slave address” and “Slave offset”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim   Motorola Product Including Snapdragon System on Chip <sup>1</sup>			
	<b>Field</b>	<b>Size</b>	<b>Function</b>
Opcode	4 bits/3 bits		Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined		Master address
SlvAddr	User Defined		Slave address
SlvOfs	User Defined		Slave offset
Len	User Defined		Payload length
Tag	User Defined		Tag
Prs	User defined (0 to 2)		Pressure
BE	0 or 4 bits		Byte enables
CE	1 bit		Cell error
Data	32 bits		Packet payload
Info	User Defined		Information about services supported by the NoC
Err	1 bit		Error bit
StartOfs	2 bits		Start offset
StopOfs	2 bits		Stop offset
WrpSize	4 bits		Wrap size
Rsv	Variable		Reserved
CtlId	4 bits/3 bits		Control identifier, for control packets only
CtlInfo	Variable		Control information, for control packets only
EvtId	User defined		Event identifier, for event packets only

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim		Motorola Product Including Snapdragon System on Chip <sup>1</sup>																																																																																																																																																																																											
		 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 35px;"></td> <td style="width: 29px; text-align: right;">29 28</td> <td style="width: 25px; text-align: right;">25 24</td> <td colspan="4"></td> <td style="width: 15px; text-align: right;">15 14</td> <td colspan="4"></td> <td style="width: 5px; text-align: right;">5 4 3</td> <td style="width: 5px;"></td> </tr> <tr> <td>Header</td> <td colspan="2">Info</td> <td>Len</td> <td colspan="3">Master Address</td> <td colspan="2">Slave Address</td> <td>Prs</td> <td colspan="3">Opcode</td> <td>0</td> </tr> <tr> <td>Necker</td> <td>Tag</td> <td>Err</td> <td colspan="3"></td> <td colspan="2">Slave offset</td> <td colspan="2"></td> <td colspan="2">StartOfs</td> <td colspan="2">StopOfs</td> <td></td> </tr> <tr> <td>Data</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td></td> </tr> <tr> <td></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> </tr> <tr> <td>Data</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td>BE</td> <td colspan="2">Data Byte</td> <td></td> </tr> <tr> <td></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> </tr> <tr> <td>Header</td> <td>32</td> <td>31 30</td> <td>27 26</td> <td colspan="3">20 19</td> <td colspan="2">14 13</td> <td colspan="4">5 4 3</td> <td>0</td> </tr> <tr> <td>Data</td> <td>Rsv</td> <td>Len</td> <td>Info</td> <td>Tag</td> <td colspan="2">Master Address</td> <td>Prs</td> <td colspan="3">Opcode</td> <td colspan="3"></td> <td></td> </tr> <tr> <td></td> <td>CE</td> <td colspan="2"></td> <td>Data</td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="3"></td> <td colspan="3"></td> <td></td> </tr> <tr> <td>Data</td> <td>CE</td> <td colspan="2"></td> <td>Data</td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="3"></td> <td></td> </tr> <tr> <td></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="2"></td> <td></td> <td colspan="3"></td> <td></td> </tr> </table>															29 28	25 24					15 14					5 4 3		Header	Info		Len	Master Address			Slave Address		Prs	Opcode			0	Necker	Tag	Err				Slave offset				StartOfs		StopOfs			Data	BE	Data Byte																	Data	BE	Data Byte																	Header	32	31 30	27 26	20 19			14 13		5 4 3				0	Data	Rsv	Len	Info	Tag	Master Address		Prs	Opcode								CE			Data												Data	CE			Data																																											
	29 28	25 24					15 14					5 4 3																																																																																																																																																																																	
Header	Info		Len	Master Address			Slave Address		Prs	Opcode			0																																																																																																																																																																																
Necker	Tag	Err				Slave offset				StartOfs		StopOfs																																																																																																																																																																																	
Data	BE	Data Byte		BE	Data Byte		BE	Data Byte		BE	Data Byte																																																																																																																																																																																		
Data	BE	Data Byte		BE	Data Byte		BE	Data Byte		BE	Data Byte																																																																																																																																																																																		
Header	32	31 30	27 26	20 19			14 13		5 4 3				0																																																																																																																																																																																
Data	Rsv	Len	Info	Tag	Master Address		Prs	Opcode																																																																																																																																																																																					
	CE			Data																																																																																																																																																																																									
Data	CE			Data																																																																																																																																																																																									
		<b>FIGURE 11.2</b> NTTP packet structure.																																																																																																																																																																																											
		<p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p>																																																																																																																																																																																											
		<p>As a further example, "[i]nitiator NIU units...translate[] AHB transactions AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":</p>																																																																																																																																																																																											

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p> <p>As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always</p> <p><i>Id.</i> at 318.</p>
the method including the steps of:  (a) issuing from said addressing module M a message request including said first information, said second information, and data and/or connection properties to an address	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product issues from said addressing module M a message request including said first information, said second information, and data and/or connection properties to an address translation unit included as part of an active network interface module associated with said addressing module M, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC used in the Snapdragon SoC included in the Motorola product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**


"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
translation unit included as part of an active network interface module associated with said addressing module M,	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>As a further illustration, connections between initiator module NIUs (e.g., "CPUBigAIU/1/0") and two or more target module NIUs (e.g., "ETTarg/T/0," "EMMC/T/0," "Flash/T/0," "NFC/T0," "PCIeTarg/T/0," etc.) within the Arteris NoC may be defined by a connectivity table:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p style="color: red; font-size: 1.5em; margin-bottom: 10px;">Connectivity Map → Interconnect Connections → Layout</p>  <p>The diagram illustrates the flow from a connectivity map to interconnect connections and finally to the physical layout of a SoC. It shows a floorplan with various IP blocks like Modem, CPUBig, GPU, ISP, and DSP, along with memory and interface blocks. A connectivity matrix table lists initiator and target NIUs, with checkmarks indicating valid connections. Below the matrix is a detailed DC-topographical view of the physical layout.</p> <ul style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul> <p style="text-align: right;">DC-Topographical</p> <div style="display: flex; justify-content: space-around; font-size: small;"> <span>ARTERIS IP</span> <span>ISPD 2018, 28 March 2018</span> <span>Copyright © 2018 Arteris IP   12</span> </div> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and footer cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":</p>

**U.S. Patent No. 7,769,893 (Goossens)**

"Integrated circuit and method for establishing transactions"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in [Figure 11.1](#)) defines the following signals:


- **Data**—Data word of the width specified at design-time.
- **Frm**—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- **TailOfs**—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in [Figure 11.2](#)).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

**U.S. Patent No. 7,769,893 (Goossens)**  
**"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>		
	Field	Size	Function
<i>Id.</i> at 313-314.	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim		Motorola Product Including Snapdragon System on Chip <sup>1</sup>																														
		<table> <tr> <td>StartOfs</td><td>2 bits</td><td>Start offset</td> </tr> <tr> <td>StopOfs</td><td>2 bits</td><td>Stop offset</td> </tr> <tr> <td>WrpSize</td><td>4 bits</td><td>Wrap size</td> </tr> <tr> <td>Rsv</td><td>Variable</td><td>Reserved</td> </tr> <tr> <td>CtlId</td><td>4 bits/3 bits</td><td>Control identifier, for control packets only</td> </tr> <tr> <td>CtlInfo</td><td>Variable</td><td>Control information, for control packets only</td> </tr> <tr> <td>EvtId</td><td>User defined</td><td>Event identifier, for event packets only</td> </tr> </table>										StartOfs	2 bits	Start offset	StopOfs	2 bits	Stop offset	WrpSize	4 bits	Wrap size	Rsv	Variable	Reserved	CtlId	4 bits/3 bits	Control identifier, for control packets only	CtlInfo	Variable	Control information, for control packets only	EvtId	User defined	Event identifier, for event packets only
StartOfs	2 bits	Start offset																														
StopOfs	2 bits	Stop offset																														
WrpSize	4 bits	Wrap size																														
Rsv	Variable	Reserved																														
CtlId	4 bits/3 bits	Control identifier, for control packets only																														
CtlInfo	Variable	Control information, for control packets only																														
EvtId	User defined	Event identifier, for event packets only																														
		 <p>The diagram illustrates the NTTP packet structure. It shows two header formats and their corresponding data fields. The first header is 35 bits long and includes fields for Info, Len, Master Address, Slave Address, Prs, StopOfs, and Opcode. The second header is 32 bits long and includes fields for Rsv, Len, Info, Tag, Master Address, Prs, and Opcode. Both headers have Data fields following them.</p>																														

**FIGURE 11.2**  
 NTTP packet structure.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 313, 314-315.

As a further example, "[i]nitiator NIU units...translate[] AHB transactions AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>NIU, that is, slave IP” and the “AHB-to-NTTP unit instantiates a Translation Table for address decoding” with the table “receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size”:</p> <p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p>

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>As further example, “[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)”:</p> <p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always</p> <p><i>Id.</i> at 318.</p> <p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; “QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**

"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (<a href="#">Figures 11.1</a> and <a href="#">11.2</a>). The pressure</p>

**U.S. Patent No. 7,769,893 (Goossens)**

"Integrated circuit and method for establishing transactions"


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

## U.S. Patent No. 7,769,893 (Goossens)


"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>

**U.S. Patent No. 7,769,893 (Goossens)**  
**"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 315-316.</p> <p>Connections within the Arteris NoC may be defined by a connectivity table:</p> <p style="color: red; font-size: 1.5em; margin-bottom: 10px;">Connectivity Map → Interconnect Connections → Layout</p>  <ul style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul>


**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>						
	<p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to latency, may be mapped onto the Arteris interconnect topology:</p> <p style="color: orange; font-size: 1.5em; margin-top: 20px;"><b>Memory NoC: Interconnect Topology – Traffic Classes</b></p> <p>Classify your IP connections per class of traffic:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;"><b>Best Effort (BE)</b></td> <td style="padding: 2px;">Image system</td> </tr> <tr> <td style="padding: 2px;"><b>Low Latency (LL)</b></td> <td style="padding: 2px;">SRAM</td> </tr> <tr> <td style="padding: 2px;"><b>High Bandwidth (HB)</b></td> <td style="padding: 2px;">Main/Coherency</td> </tr> </table>  <p>The diagram shows a matrix of connections between IP blocks (CSI/I/O, DSI/I/O, FromCohNoCMem/I/O, FromMainNoC/I/O, ISP/I/O) and traffic classes (SRAM/T/0, Schej0/T/0, Schej1/T/0, Schej2/T/0, Schej3/T/0, SV). The matrix is color-coded: BE (blue), LL (orange), and HB (yellow). A checkmark is present in the bottom right corner of the matrix.</p>	<b>Best Effort (BE)</b>	Image system	<b>Low Latency (LL)</b>	SRAM	<b>High Bandwidth (HB)</b>	Main/Coherency
<b>Best Effort (BE)</b>	Image system						
<b>Low Latency (LL)</b>	SRAM						
<b>High Bandwidth (HB)</b>	Main/Coherency						

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim   Motorola Product Including Snapdragon System on Chip <sup>1</sup>	
	<p>Memory NoC:  <b>Traffic classes are mapped onto logical interconnect topology</b></p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 style="color: red; text-align: center;">Memory Access Traffic Classes</h2>  <ul style="list-style-type: none"> <li>• <b>Cache Coherent (CC)</b> within Compute Cluster</li> <li>• <b>Low Latency (LL)</b> to SRAM</li> <li>• <b>High Bandwidth (HB)</b> to DRAM &amp; Cache Fill</li> <li>• <b>Best Effort (BE)</b> for Peripherals &amp; DMA</li> <li>• QoS for Video</li> <li>• Multiple functional NoCs interacting</li> <li>• Physically Constrained</li> </ul> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slides 11, 13, 16.</p>
(b) arranging, at said address translation unit, the first and the second	The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product arranges, at said address translation unit, the first and the second information comprising said issued message as a single address, either literally or under the doctrine of equivalents.

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
information comprising said issued message as a single address,	<p>For example, the Arteris NoC used in the Snapdragon SoC included in the Motorola product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>


**U.S. Patent No. 7,769,893 (Goossens)**  
**"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>As a further illustration, connections between initiator module NIUs (e.g., "CPUBigAIU/1/0") and two or more target module NIUs (e.g., "ETTarg/T/0," "EMMC/T/0," "Flash/T/0," "NFC/T0," "PCIeTarg/T/0," etc.) within the Arteris NoC may be defined by a connectivity table:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

**'9893 Patent Claim****Motorola Product Including Snapdragon System on Chip<sup>1</sup>**

### Connectivity Map → Interconnect Connections → Layout




**U.S. Patent No. 7,769,893 (Goossens)****"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Pres,” “Slave address” and “Slave offset”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim   Motorola Product Including Snapdragon System on Chip <sup>1</sup>			
	<b>Field</b>	<b>Size</b>	<b>Function</b>
Opcode	4 bits/3 bits		Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined		Master address
SlvAddr	User Defined		Slave address
SlvOfs	User Defined		Slave offset
Len	User Defined		Payload length
Tag	User Defined		Tag
Prs	User defined (0 to 2)		Pressure
BE	0 or 4 bits		Byte enables
CE	1 bit		Cell error
Data	32 bits		Packet payload
Info	User Defined		Information about services supported by the NoC
Err	1 bit		Error bit
StartOfs	2 bits		Start offset
StopOfs	2 bits		Stop offset
WrpSize	4 bits		Wrap size
Rsv	Variable		Reserved
CtlId	4 bits/3 bits		Control identifier, for control packets only
CtlInfo	Variable		Control information, for control packets only
EvtId	User defined		Event identifier, for event packets only

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim		Motorola Product Including Snapdragon System on Chip <sup>1</sup>																																																																																																																																																																																																																												
		 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 10px;"></td> </tr> <tr> <td>Header</td> <td>35</td> <td>29 28</td> <td>25 24</td> <td>15 14</td> <td>5 4 3</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Necker</td> <td></td> <td>Info</td> <td>Len</td> <td>Master Address</td> <td>Slave Address</td> <td>Prs</td> <td>Opcode</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Data</td> <td>Tag</td> <td>Err</td> <td></td> <td></td> <td>Slave offset</td> <td></td> <td></td> <td>StartOfs</td> <td>StopOfs</td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td>BE</td> <td></td> <td>BE</td> <td>BE</td> <td>BE</td> <td>BE</td> <td>BE</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> </tr> <tr> <td>Data</td> <td>BE</td> <td></td> <td>Data Byte</td> <td>BE</td> </tr> <tr> <td></td> </tr> <tr> <td></td> </tr> <tr> <td></td> </tr> <tr> <td>Header</td> <td>32 31 30</td> <td>27 26</td> <td>20 19</td> <td>14 13</td> <td>5 4 3</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Data</td> <td>Rsv</td> <td>Len</td> <td>Info</td> <td>Tag</td> <td>Master Address</td> <td>Prs</td> <td>Opcode</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td>CE</td> <td></td> <td></td> <td>Data</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> </tr> <tr> <td>Data</td> <td>CE</td> <td></td> <td></td> <td>Data</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> </tr> </table>																										Header	35	29 28	25 24	15 14	5 4 3	0							Necker		Info	Len	Master Address	Slave Address	Prs	Opcode						Data	Tag	Err			Slave offset			StartOfs	StopOfs					BE		BE	BE	BE	BE	BE																			Data	BE		Data Byte	BE																																								Header	32 31 30	27 26	20 19	14 13	5 4 3	0							Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode							CE			Data																						Data	CE			Data																													
Header	35	29 28	25 24	15 14	5 4 3	0																																																																																																																																																																																																																								
Necker		Info	Len	Master Address	Slave Address	Prs	Opcode																																																																																																																																																																																																																							
Data	Tag	Err			Slave offset			StartOfs	StopOfs																																																																																																																																																																																																																					
	BE		BE	BE	BE	BE	BE																																																																																																																																																																																																																							
Data	BE		Data Byte	BE	Data Byte	BE	Data Byte	BE	Data Byte	BE	Data Byte	BE																																																																																																																																																																																																																		
Header	32 31 30	27 26	20 19	14 13	5 4 3	0																																																																																																																																																																																																																								
Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode																																																																																																																																																																																																																							
	CE			Data																																																																																																																																																																																																																										
Data	CE			Data																																																																																																																																																																																																																										
		<b>FIGURE 11.2</b> NTTP packet structure.																																																																																																																																																																																																																												
		<p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p> <p>As a further example, "[i]nitiator NIU units...translate[] AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":</p>																																																																																																																																																																																																																												

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p>
(c) determining, at said address translation unit, which message receiving module S is being addressed in said	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product determines, at said address translation unit, which message receiving module S is being addressed in said message request issued from said addressing module M based on said single address, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC used by the Snapdragon SoC included in the Motorola product uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB,</p>

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
message request issued from said addressing module M based on said single address, and	<p>and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

**U.S. Patent No. 7,769,893 (Goossens)**

"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p>The diagram illustrates the NTTP protocol layers mapped on Network-on-Chip (NoC) units and the Media Independent NoC Interface—MINI. It shows two nodes: an Initiator NIU (Tx, Rx) and a Target NIU (Tx, Rx). The Initiator NIU sends Request packets to the Target NIU. The Target NIU responds with Response packets. The Request network and Response network are shown. A detailed view on the right shows the Tx and Rx components with their respective fields: Data, Frm, Head, TailOfs, Pres., Vid, and RxRdy.</p> <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>


**U.S. Patent No. 7,769,893 (Goossens)**  
 “Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Slave address” and “Slave offset”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim   Motorola Product Including Snapdragon System on Chip <sup>1</sup>			
	<b>Field</b>	<b>Size</b>	<b>Function</b>
Opcode	4 bits/3 bits		Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined		Master address
SlvAddr	User Defined		Slave address
SlvOfs	User Defined		Slave offset
Len	User Defined		Payload length
Tag	User Defined		Tag
Prs	User defined (0 to 2)		Pressure
BE	0 or 4 bits		Byte enables
CE	1 bit		Cell error
Data	32 bits		Packet payload
Info	User Defined		Information about services supported by the NoC
Err	1 bit		Error bit
StartOfs	2 bits		Start offset
StopOfs	2 bits		Stop offset
WrpSize	4 bits		Wrap size
Rsv	Variable		Reserved
CtlId	4 bits/3 bits		Control identifier, for control packets only
CtlInfo	Variable		Control information, for control packets only
EvtId	User defined		Event identifier, for event packets only

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim		Motorola Product Including Snapdragon System on Chip <sup>1</sup>																																																																																																																																																																															
		 <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 10px;"></td> </tr> <tr> <td>35</td> <td>29 28</td> <td>25 24</td> <td></td> <td>15 14</td> <td></td> <td>5 4 3</td> <td></td> <td>0</td> <td></td> <td></td> </tr> <tr> <td>Header</td> <td>Info</td> <td>Len</td> <td>Master Address</td> <td>Slave Address</td> <td>Prs</td> <td>Opcode</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Necker</td> <td>Tag</td> <td>Err</td> <td></td> <td>Slave offset</td> <td></td> <td></td> <td>StartOfs</td> <td>StopOfs</td> <td></td> <td></td> </tr> <tr> <td>Data</td> <td>BE</td> </tr> <tr> <td></td> </tr> <tr> <td>Data</td> <td>BE</td> </tr> <tr> <td></td> </tr> <tr> <td>Header</td> <td>32 31 30</td> <td>27 26</td> <td>20 19</td> <td>14 13</td> <td>5 4 3</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Data</td> <td>Rsv</td> <td>Len</td> <td>Info</td> <td>Tag</td> <td>Master Address</td> <td>Prs</td> <td>Opcode</td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td>CE</td> </tr> <tr> <td>Data</td> <td></td> <td></td> <td></td> <td>Data</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> </tr> <tr> <td></td> <td>CE</td> </tr> <tr> <td></td> </tr> </table>																						35	29 28	25 24		15 14		5 4 3		0			Header	Info	Len	Master Address	Slave Address	Prs	Opcode					Necker	Tag	Err		Slave offset			StartOfs	StopOfs			Data	BE												Data	BE												Header	32 31 30	27 26	20 19	14 13	5 4 3	0					Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode					CE	Data				Data																			CE																																															
35	29 28	25 24		15 14		5 4 3		0																																																																																																																																																																									
Header	Info	Len	Master Address	Slave Address	Prs	Opcode																																																																																																																																																																											
Necker	Tag	Err		Slave offset			StartOfs	StopOfs																																																																																																																																																																									
Data	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE																																																																																																																																																																							
Data	BE	BE	BE	BE	BE	BE	BE	BE	BE	BE																																																																																																																																																																							
Header	32 31 30	27 26	20 19	14 13	5 4 3	0																																																																																																																																																																											
Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode																																																																																																																																																																										
	CE	CE	CE	CE	CE	CE	CE	CE	CE	CE																																																																																																																																																																							
Data				Data																																																																																																																																																																													
	CE	CE	CE	CE	CE	CE	CE	CE	CE	CE																																																																																																																																																																							
		<b>FIGURE 11.2</b> NTTP packet structure.																																																																																																																																																																															
		<p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p> <p>As a further example, "[i]nitiator NIU units...translate[] AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":</p>																																																																																																																																																																															

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p> <p>As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"


'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always</p> <p><i>Id.</i> at 318.</p>
(d) further determining, at said address translation unit, the particular location within the addressed message receiving module S based on said single address.	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product further determines, at said address translation unit, the particular location within the addressed message receiving module S based on said single address, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**

“Integrated circuit and method for establishing transactions”

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU’s Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
**“Integrated circuit and method for establishing transactions”**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b>  NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p>

**U.S. Patent No. 7,769,893 (Goossens)****"Integrated circuit and method for establishing transactions"**

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.2 <i>Transport Layer</i></b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As a further example, the packets sent in the Arteris NoC are “composed of cells that are organized into fields, with each field carrying specific information,” including “Slave address” and “Slave offset”:</p>

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim   Motorola Product Including Snapdragon System on Chip <sup>1</sup>			
	<b>Field</b>	<b>Size</b>	<b>Function</b>
Opcode	4 bits/3 bits		Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined		Master address
SlvAddr	User Defined		Slave address
SlvOfs	User Defined		Slave offset
Len	User Defined		Payload length
Tag	User Defined		Tag
Prs	User defined (0 to 2)		Pressure
BE	0 or 4 bits		Byte enables
CE	1 bit		Cell error
Data	32 bits		Packet payload
Info	User Defined		Information about services supported by the NoC
Err	1 bit		Error bit
StartOfs	2 bits		Start offset
StopOfs	2 bits		Stop offset
WrpSize	4 bits		Wrap size
Rsv	Variable		Reserved
CtlId	4 bits/3 bits		Control identifier, for control packets only
CtlInfo	Variable		Control information, for control packets only
EvtId	User defined		Event identifier, for event packets only

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim		Motorola Product Including Snapdragon System on Chip <sup>1</sup>																																																																																										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Header</td> <td style="width: 10%;">35</td> <td style="width: 10%;">29 28</td> <td style="width: 10%;">25 24</td> <td style="width: 10%;">15 14</td> <td style="width: 10%;">5 4 3</td> <td style="width: 10%;">0</td> </tr> <tr> <td>Necker</td> <td>Info</td> <td>Len</td> <td>Master Address</td> <td>Slave Address</td> <td>Prs</td> <td>Opcode</td> </tr> <tr> <td> </td> <td>Tag</td> <td>Err</td> <td> </td> <td>Slave offset</td> <td> </td> <td>StartOfs StopOfs</td> </tr> <tr> <td>Data</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> </tr> <tr> <td> </td> </tr> <tr> <td>Data</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> </tr> <tr> <td> </td> </tr> <tr> <td>Header</td> <td>32 31 30</td> <td>27 26</td> <td>20 19</td> <td>14 13</td> <td>5 4 3</td> <td>0</td> </tr> <tr> <td>Data</td> <td>Rsv</td> <td>Len</td> <td>Info</td> <td>Tag</td> <td>Master Address</td> <td>Prs</td> <td>Opcode</td> </tr> <tr> <td> </td> <td>CE</td> <td> </td> <td> </td> <td> </td> <td>Data</td> <td> </td> <td> </td> </tr> <tr> <td>Data</td> <td>CE</td> <td> </td> <td> </td> <td> </td> <td>Data</td> <td> </td> <td> </td> </tr> </table>											Header	35	29 28	25 24	15 14	5 4 3	0	Necker	Info	Len	Master Address	Slave Address	Prs	Opcode		Tag	Err		Slave offset		StartOfs StopOfs	Data	BE	Data Byte	BE	Data Byte	BE	Data Byte								Data	BE	Data Byte	BE	Data Byte	BE	Data Byte								Header	32 31 30	27 26	20 19	14 13	5 4 3	0	Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode		CE				Data			Data	CE				Data		
Header	35	29 28	25 24	15 14	5 4 3	0																																																																																						
Necker	Info	Len	Master Address	Slave Address	Prs	Opcode																																																																																						
	Tag	Err		Slave offset		StartOfs StopOfs																																																																																						
Data	BE	Data Byte	BE	Data Byte	BE	Data Byte																																																																																						
Data	BE	Data Byte	BE	Data Byte	BE	Data Byte																																																																																						
Header	32 31 30	27 26	20 19	14 13	5 4 3	0																																																																																						
Data	Rsv	Len	Info	Tag	Master Address	Prs	Opcode																																																																																					
	CE				Data																																																																																							
Data	CE				Data																																																																																							
		<p><b>FIGURE 11.2</b>          NTTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 313, 314-315.</p> <p>As a further example, "[i]nitiator NIU units...translate[] AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":</p>																																																																																										

**U.S. Patent No. 7,769,893 (Goossens)**  
 "Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p> <p>As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":</p>

U.S. Patent No. 7,769,893 (Goossens)

"Integrated circuit and method for establishing transactions"

'9893 Patent Claim	Motorola Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always</p> <p><i>Id.</i> at 318.</p>